Part Number Hot Search : 
P6KE1 2SB16941 HD404669 M63827DP 1E102 SMAF130A 2N3175 SDA35CUF
Product Description
Full Text Search
 

To Download LT1460EIS8-10 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 LT1460 Micropower Precision Series Reference Family FEATURES

DESCRIPTIO
Trimmed to High Accuracy: 0.075% Max Low Drift: 10ppm/C Max Industrial Temperature Range Temperature Coefficient Guaranteed to 125C Low Supply Current: 130A Max (LT1460-2.5) Minimum Output Current: 20mA No Output Capacitor Required Reverse Battery Protection Minimum Input/Output Differential: 0.9V Available in S0-8, MSOP-8, PDIP-8, TO-92 and SOT- 23 Package
The LT(R)1460 is a micropower bandgap reference that combines very high accuracy and low drift with low power dissipation and small package size. This series reference uses curvature compensation to obtain low temperature coefficient and trimmed precision thin-film resistors to achieve high output accuracy. The reference will supply up to 20mA with excellent line regulation characteristics, making it ideal for precision regulator applications. This series reference provides supply current and power dissipation advantages over shunt references that must idle the entire load current to operate. Additionally, the LT1460 does not require an output compensation capacitor, yet is stable with capacitive loads. This feature is important where PC board space is a premium or fast settling is demanded. In the event of a reverse battery connection, these references will not conduct current, and are therefore protected from damage. The LT1460 is available in the 8-lead MSOP, SO, PDIP and the 3-lead TO-92 and SOT23 packages.
, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.
APPLICATIO S

Handheld Instruments Precision Regulators A/D and D/A Converters Power Supplies Hard Disk Drives
TYPICAL APPLICATIO
Basic Connection
3.4V TO 20V C1 0.1F LT1460-2.5 IN GND
1460 TA01
Typical Distribution of Output Voltage S8 Package
20 18 2.5V 16 14 UNITS (%) 12 10 8 6 4 2 0 -0.10 -0.06 -0.02 0 0.02 0.06 OUTPUT VOLTAGE ERROR (%) 0.10
1460 TA02
OUT
1400 PARTS FROM 2 RUNS
U
1460f
U
U
1
LT1460 ABSOLUTE
(Note 1)
AXI U RATI GS
Specified Temperature Range Commercial (C)........................................ 0C to 70C Industrial (I) ......................................... -40C to 85C High (H) ............................................. -40C to 125C Storage Temperature Range (Note 2)..... -65C to 150C Lead Temperature (Soldering, 10 sec) .................. 300C
Input Voltage.............................................................30V Reverse Voltage ......................................................-15V Output Short-Circuit Duration, TA = 25C VIN > 10V ............................................................5 sec VIN 10V ..................................................... Indefinite
PACKAGE/ORDER I FOR ATIO
TOP VIEW IN 1 3 GND OUT 2 S3 PACKAGE 3-LEAD PLASTIC SOT-23 TJMAX = 125C, JA = 325C/W
*The temperature grades and parametric grades are identified by a label on the shipping container. Product may be identified with either part marking.
2
U
U
W
WW U
W
ORDER PART NUMBER LT1460HCS3-2.5 LT1460JCS3-2.5 LT1460KCS3-2.5 LT1460HCS3-3 LT1460JCS3-3 LT1460KCS3-3 LT1460HCS3-3.3 LT1460JCS3-3.3 LT1460KCS3-3.3 LT1460HCS3-5 LT1460JCS3-5 LT1460KCS3-5 LT1460HCS3-10 LT1460JCS3-10 LT1460KCS3-10
S3 PART MARKING LTAC LTAD LTAE LTAN LTAP LTAQ LTAR LTAS LTAT LTAK LTAL LTAM LTAU LTAV LTAW
} } } } }
OR LTH8*
OR LTH9*
OR LTJ1*
OR LTJ2*
OR LTJ3*
1460f
LT1460 PACKAGE/ORDER I FOR ATIO U
ORDER PART NUMBER
TOP VIEW DNC* 1 VIN 2 DNC* 3 GND 4 8 7 6 5 DNC* DNC* VOUT DNC*
N8 PACKAGE 8-LEAD PLASTIC DIP *CONNECTED INTERNALLY. DO NOT CONNECT EXTERNAL CIRCUITRY TO THESE PINS TJMAX = 150C, JA = 130C/W
TOP VIEW DNC* 1 VIN 2 DNC* 3 GND 4 8 7 6 5 DNC* DNC* VOUT DNC*
S8 PACKAGE 8-LEAD PLASTIC SO *CONNECTED INTERNALLY. DO NOT CONNECT EXTERNAL CIRCUITRY TO THESE PINS TJMAX = 150C, JA = 190C/W
W
U
LT1460ACN8-2.5 LT1460BIN8-2.5 LT1460DCN8-2.5 LT1460EIN8-2.5 LT1460ACN8-5 LT1460BIN8-5 LT1460DCN8-5 LT1460EIN8-5 LT1460ACN8-10 LT1460BIN8-10 LT1460DCN8-10 LT1460EIN8-10 ORDER PART NUMBER LT1460ACS8-2.5 LT1460BIS8-2.5 LT1460DCS8-2.5 LT1460EIS8-2.5 LT1460LHS8-2.5 LT1460MHS8-2.5 LT1460ACS8-5 LT1460BIS8-5 LT1460DCS8-5 LT1460EIS8-5 LT1460LHS8-5 LT1460MHS8-5 LT1460ACS8-10 LT1460BIS8-10 LT1460DCS8-10 LT1460EIS8-10 S8 PART MARKING 1460A2 460BI2 1460D2 460EI2 60LH25 60MH25 1460A5 460BI5 1460D5 460EI5 460LH5 460MH5 1460A1 460BI1 1460D1 460EI1
1460f
3
LT1460 PACKAGE/ORDER I FOR ATIO
TOP VIEW DNC* VIN DNC* GND 1 2 3 4 8 7 6 5 DNC* DNC* VOUT DNC*
MS8 PACKAGE 8-LEAD PLASTIC MSOP *CONNECTED INTERNALLY. DO NOT CONNECT EXTERNAL CIRCUITRY TO THESE PINS TJMAX = 150C, JA = 250C/W Z PACKAGE 3-LEAD TO-92 PLASTIC TJMAX = 150C, JA = 160C/W
ORDER PART NUMBER LT1460CCMS8-2.5 LT1460FCMS8-2.5 LT1460CCMS8-5 LT1460FCMS8-5 LT1460CCMS8-10 LT1460FCMS8-10
MS8 PART MARKING LTAA LTAB LTAF LTAG LTAH LTAJ
Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/ Consult LTC Marketing for parts specified with wider operating temperature ranges.
AVAILABLE OPTIONS
TEMPERATURE 0C to 70C -40C to 85C 0C to 70C 0C to 70C -40C to 85C 0C to 70C 0C to 70C -40C to 85C -40C to 85C/125C -40C to 125C 0C to 70C 0C to 70C 0C to 70C ACCURACY (%) 0.075 0.10 0.10 0.10 0.125 0.15 0.25 0.25 0.20 0.20 0.20 0.40 0.50 TEMPERATURE COEFFICIENT (ppm/C) 10 10 15 20 20 25 25 25 20/50 50 20 20 50 LT1460LHS8 LT1460MHS8 LT1460HCS3 LT1460JCS3 LT1460KCS3 LT1460DCN8 LT1460EIN8 LT1460DCS8 LT1460EIS8 LT1460FCMS8 LT1460GCZ LT1460GIZ PACKAGE TYPE N8 LT1460ACN8 LT1460BIN8 S8 LT1460ACS8 LT1460BIS8 LT1460CCMS8 MS8 Z S3
4
U
BOTTOM VIEW 3 VIN 2 VOUT 1 GND
W
U
ORDER PART NUMBER LT1460GCZ-2.5 LT1460GIZ-2.5 LT1460GCZ-5 LT1460GIZ-5 LT1460GCZ-10 LT1460GIZ-10
1460f
LT1460
The denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25C. VIN = VOUT + 2.5V, IOUT = 0 unless otherwise specified.
PARAMETER Output Voltage CONDITIONS LT1460ACN8-2.5, ACS8-2.5 LT1460BIN8-2.5, BIS8-2.5, CCMS8-2.5, DCN8-2.5, DCS8-2.5 LT1460EIN8-2.5, EIS8-2.5 LT1460FCMS8-2.5 LT1460GCZ-2.5, GIZ-2.5 LT1460LHS8-2.5, MHS8-2.5 LT1460ACN8-5, ACS8-5 LT1460BIN8-5, BIS8-5, CCMS8-5, DCN8-5, DCS8-5 LT1460EIN8-5, EIS8-5 LT1460FCMS8-5 LT1460GCZ-5, GIZ-5 LT1460LHS8-5, MHS8-5 LT1460ACN8-10, ACS8-10 LT1460BIN8-10, BIS8-10, CCMS8-10, DCN8-10, DCS8-10 LT1460EIN8-10, EIS8-10 LT1460FCMS8-10 LT1460GCZ-10, GIZ-10 LT1460HC LT1460JC LT1460KC Output Voltage Temperature Coefficient (Note 3) TMIN TJ TMAX LT1460ACN8, ACS8, BIN8, BIS8 LT1460CCMS8 LT1460DCN8, DCS8, EIN8, EIS8 LT1460FCMS8, GCZ, GIZ LT1460LHS8 -40C to 85C -40C to 125C LT1460MHS8 -40C to 125C LT1460HC LT1460JC LT1460KC

ELECTRICAL CHARACTERISTICS
MIN 2.49813 -0.075 2.4975 -0.10 2.49688 -0.125 2.49625 -0.15 2.49375 -0.25 2.495 -0.20 4.99625 -0.075 4.995 -0.10 4.99375 -0.125 4.9925 -0.15 4.9875 -0.25 4.990 -0.20 9.9925 -0.075 9.990 -0.10 9.9875 -0.125 9.985 -0.15 9.975 -0.25 -0.2 -0.4 -0.5
TYP
MAX 2.50188 0.075 2.5025 0.10 2.50313 0.125 2.50375 0.15 2.50625 0.25 2.505 0.20 5.00375 0.075 5.005 0.10 5.00625 0.125 5.0075 0.15 5.0125 0.25 5.010 0.20 10.0075 0.075 10.010 0.10 10.0125 0.125 10.0015 0.15 10.025 0.25 0.2 0.4 0.5
UNITS V % V % V % V % V % V % V % V % V % V % V % V % V % V % V % V % V % % % % ppm/C ppm/C ppm/C ppm/C ppm/C ppm/C ppm/C ppm/C ppm/C ppm/C
5 7 10 12 10 25 25 10 10 25
10 15 20 25 20 50 50 20 20 50
1460f
5
LT1460 ELECTRICAL CHARACTERISTICS
PARAMETER Line Regulation LT1460A, LT1460B, LT1460C, LT1460D, LT1460E, LT1460F, LT1460G, LT1460H, LT1460L, LT1460M LT1460HC, LT1460JC, LT1460KC
The denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25C. VIN = VOUT + 2.5V, IOUT = 0 unless otherwise specified.
CONDITIONS VOUT + 0.9V VIN VOUT + 2.5V VOUT + 2.5V VIN 20V VOUT + 0.9V VIN VOUT + 2.5V

MIN
TYP 30 10
MAX 60 80 25 35 800 1000 100 130 2800 3500 135 180 100 140 3000 4000 200 300 70 100 2.5
UNITS ppm/V ppm/V ppm/V ppm/V ppm/V ppm/V ppm/V ppm/V ppm/mA ppm/mA ppm/mA ppm/mA ppm/mA ppm/mA ppm/mA ppm/mA ppm/mA ppm/mA ppm/mA ppm/mA ppm/mW
150 50
VOUT + 2.5V VIN 20V Load Regulation Sourcing (Note 4) LT1460A, LT1460B, LT1460C, LT1460D, LT1460E, LT1460F, LT1460G, LT1460H, LT1460L, LT1460M IOUT = 100A IOUT = 10mA IOUT = 20mA 0C to 70C LT1460HC, LT1460JC, LT1460KC IOUT = 100A
1500
80
70
1000 50
IOUT = 10mA IOUT = 20mA
20 0.5
Thermal Regulation (Note 5) LT1460A, LT1460B, LT1460C, LT1460D, LT1460E, LT1460F, LT1460G, LT1460H, LT1460L, LT1460M LT1460HC, LT1460JC, LT1460KC Dropout Voltage (Note 6)
P = 200mW
P = 200mW VIN - VOUT, IOUT = 0 VIN - VOUT, IOUT = 10mA

2.5
10 0.9 1.3 1.4
ppm/mW V V V mA A A A A A A A A A A A A A A A A A
Output Current Reverse Leakage Supply Current
Short VOUT to GND VIN = -15V LT1460-2.5

40 0.5 100 125
10 130 165 175 225 270 360 145 175 180 220 180 220 200 240 270 350
LT1460-5 LT1460-10
190 115
LT1460S3-2.5 LT1460S3-3
145 145
LT1460S3-3.3 LT1460S3-5
160 215
LT1460S3-10
1460f
6
LT1460
The denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25C. VIN = VOUT + 2.5V, IOUT = 0 unless otherwise specified.
PARAMETER Output Voltage Noise (Note 7) LT1460A, LT1460B, LT1460C, LT1460D, LT1460E, LT1460F, LT1460G, LT1460H, LT1460L, LT1460M CONDITIONS LT1460-2.5 LT1460-5 LT1460-10 LT1460HC, LT1460JC, LT1460KC Long-Term Stability of Output Voltage (Note 8) S8 Pkg LT1460HC, LT1460JC, LT1460KC Hysteresis (Note 9) LT1460A, LT1460B, LT1460C, LT1460D, LT1460E, LT1460F, LT1460G, LT1460H, LT1460L, LT1460M LT1460HC, LT1460JC, LT1460KC T = 0C to 70C T = -40C to 85C T = 0C to 70C T = -40C to 85C

ELECTRICAL CHARACTERISTICS
MIN 0.1Hz f 10Hz 10Hz f 1kHz 0.1Hz f 10Hz 10Hz f 1kHz 0.1Hz f 10Hz 10Hz f 1kHz
TYP 10 10 20 20 40 35 4 4 40 100 25 160 50 250
MAX
UNITS VP-P VRMS VP-P VRMS VP-P VRMS ppm (P-P) ppm (RMS) ppm/kHr ppm/kHr ppm ppm ppm ppm
0.1Hz f 10Hz 10Hz f 1kHz
Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: If the part is stored outside of the specified temperature range, the output may shift due to hysteresis. Note 3: Temperature coefficient is measured by dividing the change in output voltage by the specified temperature range. Incremental slope is also measured at 25C. Note 4: Load regulation is measured on a pulse basis from no load to the specified load current. Output changes due to die temperature change must be taken into account separately. Note 5: Thermal regulation is caused by die temperature gradients created by load current or input voltage changes. This effect must be added to normal line or load regulation. This parameter is not 100% tested. Note 6: Excludes load regulation errors. For LT1460S3, VOUT 0.2%. For all other packages, VOUT 0.1%. Note 7: Peak-to-peak noise is measured with a single highpass filter at 0.1Hz and 2-pole lowpass filter at 10Hz. The unit is enclosed in a still-air environment to eliminate thermocouple effects on the leads. The test time is 10 sec. RMS noise is measured with a single highpass filter at 10Hz and
a 2-pole lowpass filter at 1kHz. The resulting output is full wave rectified and then integrated for a fixed period, making the final reading an average as opposed to RMS. A correction factor of 1.1 is used to convert from average to RMS and a second correction of 0.88 is used to correct for the nonideal pass band of the filters. Note 8: Long-term stability typically has a logarithmic characteristic and therefore, changes after 1000 hours tend to be much smaller than before that time. Total drift in the second thousand hours is normally less than one third that of the first thousand hours with a continuing trend toward reduced drift with time. Significant improvement in long-term drift can be realized by preconditioning the IC with a 100 hour to 200 hour, 125C burn-in. Long-term stability will also be affected by differential stresses between the IC and the board material created during board assembly. See PC Board Layout in the Applications Information section. Note 9: Hysteresis in output voltage is created by package stress that differs depending on whether the IC was previously at a higher or lower temperature. Output voltage is always measured at 25C, but the IC is cycled to 85C or -40C before successive measurements. Hysteresis is roughly proportional to the square of the temperature change. For instruments that are stored at reasonably well-controlled temperatures (within 20 or 30 degrees of operating temperature) hysteresis is generally not a problem.
1460f
7
LT1460 TYPICAL PERFOR A CE CHARACTERISTICS
LT1460-2.5 (N8, S8, MS8, Z Packages) 2.5V Minimum Input-Output Voltage Differential
100 OUTPUT VOLTAGE CHANGE (mV) 6 5 125C 4 3 25C 2 -55C 1 0 0 0.5 1.0 1.5 2.0 INPUT-OUTPUT VOLTAGE (V) 2.5
1460 G01
OUTPUT VOLTAGE CHANGE (mV)
OUTPUT CURRENT (mA)
10
-55C 1 125C 25C
0.1
2.5V Output Voltage Temperature Drift
2.503 3 TYPICAL PARTS 2.502 SUPPLY CURRENT (A) OUTPUT VOLTAGE (V) 150 125 100 75 50 25 2.498 -50 0 175
25C
OUTPUT VOLTAGE (V)
2.501
2.500
2.499 2.4994 2.4990
-25
0 25 50 TEMPERATURE (C)
2.5V Power Supply Rejection Ratio vs Frequency
90 POWER SUPPLY REJECTION RATIO (dB) 80 OUTPUT IMPEDANCE () 70 60 50 40 30 20 10 0 -10 100 1 1k 10k 100k FREQUENCY (Hz) 1M
1460 G07
100
CL = 0
LOAD CAPACITANCE (F)
8
UW
75
2.5V Load Regulation, Sourcing
80 70
2.5V Load Regulation, Sinking
125C 60 50 25C 40 30 20 -55C 10 0
0.1
1 10 OUTPUT CURRENT (mA)
100
1460 G02
0
0.5 1.0 OUTPUT CURRENT (mA)
1.5
1460 G03
2.5V Supply Current vs Input Voltage
2.5014 125C 2.5010 2.5006
2.5V Line Regulation
125C
25C 2.5002 2.4998 -55C
-55C
100
1460 G04
0
5
10 INPUT VOLTAGE (V)
15
20
1460 G05
0
2
4
6 8 10 12 14 16 18 20 INPUT VOLTAGE (V)
1460 G06
2.5V Output Impedance vs Frequency
1k CL= 0.1F 10
2.5V Transient Responses
1
0.1
10
0 IOUT = 10mA CL= 1F 10 100 1k 10k FREQUENCY (Hz) 100k 1M
1460 G08
1460 G09
1460f
LT1460 TYPICAL PERFOR A CE CHARACTERISTICS
2.5V Output Voltage Noise Spectrum
1000
OUTPUT NOISE (10V/DIV)
NOISE VOLTAGE (nV/Hz)
OUTPUT VOLTAGE (V)
100 10 100 1k 10k FREQUENCY (Hz) 100k
1460 G10
LT1460-5 (N8, S8, MS8, Z Packages) 5V Minimum Input-Output Voltage Differential
100 OUTPUT VOLTAGE CHANGE (mV) 6 5 4 125C 3 2 -55C 1 0 0 0.5 1.0 1.5 2.0 INPUT-OUTPUT VOLTAGE (V) 2.5
1460 G13
OUTPUT VOLTAGE CHANGE (mV)
OUTPUT CURRENT (mA)
10
125C
25C
-55C 1
0.1
5V Output Voltage Temperature Drift
5.004 3 TYPICAL PARTS 5.002 SUPPLY CURRENT (A) OUTPUT VOLTAGE (V) 200 180 160 140 120 100 80 60 40 20 4.994 -50 -25 0 25 50 TEMPERATURE (C) 75 100
1460 G16
OUTPUT VOLTAGE (V)
5.000
4.998
4.996
UW
2.5V Output Noise 0.1Hz to 10Hz
2.5000
2.5V Long-Term Drift Three Typical Parts (S8 Package)
2.4998
2.4996
2.4994
2.4992
2.4990 0 1 2 3 456 TIME (SEC) 7 8 9 10 0 200 600 400 TIME (HOURS) 800 1000
1460 G12
1460 G11
5V Load Regulation, Sourcing
100 90 80 70 60 50 40 30 20 10 0 0.1 1 10 OUTPUT CURRENT (mA) 100
1460 G14
5V Load Regulation, Sinking
25C
-55C
25C
125C
0
1
2 3 4 OUTPUT CURRENT (mA)
5
1460 G15
5V Supply Current vs Input Voltage
5.002 125C 5.000 25C -55C
5V Line Regulation
25C
4.998
125C
4.996 -55C 4.994
0 0 2 4 6 8 10 12 14 16 18 20
1460 G17
4.992 0 2 4 6 8 10 12 14 16 18 20 INPUT VOLTAGE (V)
1460 G18
INPUT VOLTAGE (V)
1460f
9
LT1460 TYPICAL PERFOR A CE CHARACTERISTICS
LT1460-5 (N8, S8, MS8, Z Packages) 5V Power Supply Rejection Ratio vs Frequency
90 POWER SUPPLY REJECTION RATIO (dB) 80 OUTPUT IMPEDANCE () 70 60 50 40 30 20 10 0 100 0.1 1k 10k 100k FREQUENCY (Hz) 1M
1460 G19
100
CL= 0.1F
LOAD CAPACITANCE (F) CL= 1F
5V Output Voltage Noise Spectrum
3000 2000 OUTPUT NOISE (10V/DIV) NOISE VOLTAGE (nV/Hz)
1000
100 10 100 1k 10k FREQUENCY (Hz) 100k
1460 G22
LT1460-10 (N8, S8, MS8, Z Packages) 10V Minimum Input/Output Voltage Differential
100 OUTPUT VOLTAGE CHANGE (mV) 10 9 8 7 6 5 4 3 2 1 0.1 0 0.5 1.0 1.5 2.0 INPUT/OUTPUT VOLTAGE (V) 2.5
1460 G24
OUTPUT VOLTAGE CHANGE (mV)
OUTPUT CURRENT (mA)
10
1
125C
- 55C 25C
10
UW
5V Output Impedance vs Frequency
1k CL = 0 10
5V Transient Responses
1
10
0.1 0 0.2ms/DIV IOUT = 10mA
1460 G21
1
10
100
1k 10k FREQUENCY (Hz)
100k
1M
1460 G20
5V Output Noise 0.1Hz to 10Hz
0
1
2
3
456 TIME (SEC)
7
8
9
10
1460 G23
10V Load Regulation, Sourcing
100 90 80 70 60 50 40 30 20 10 1 10 OUTPUT CURRENT (mA) 100
1460 G25
10V Load Regulation, Sinking
25C - 55C 125C
125C
25C
- 55C
0 0.1
0
0
1
3 4 2 OUTPUT CURRENT (mA)
5
1460 G26
1460f
LT1460 TYPICAL PERFOR A CE CHARACTERISTICS
10V Output Voltage Temperature Drift
10.006 10.002 SUPPLY CURRENT (A) OUTPUT VOLTAGE (V) 9.998 9.994 9.990 9.986 9.982 - 50 3 TYPICAL PARTS 400 360 320 280 240 200 160 120 80 40 -25 0 25 50 TEMPERATURE (C) 75 100
1460 G27
OUTPUT VOLTAGE (V)
10V Power Supply Rejection Ratio vs Frequency
100 POWER SUPPLY REJECTION RATIO (dB) 90 80 70 60 50 40 30 20 10 0 0.1 10 100 1 INPUT FREQUENCY (kHz) 1000
1460 G30
OUTPUT IMPEDANCE ()
100 CL = 0.1F 10 CL = 1F 1
LOAD CAPACITANCE (F)
10V Output Voltage Noise Spectrum
10
1
0.1 0.01
0.1
1 10 FREQUENCY (kHz)
100
1460 G33
OUTPUT NOISE (50V/DIV)
NOISE VOLTAGE (V/Hz)
UW
10V Supply Current vs Input Voltage
10.004 10.000 - 55C 25C 125C 9.996 9.992 9.988 9.984 9.980 0 2 4 6 8 10 12 14 16 18 20 INPUT VOLTAGE (V)
1460 G28
10V Line Regulation
25C
- 55C 125C
0
6
8
16 14 12 10 INPUT VOLTAGE (V)
18
20
1460 G29
10V Output Impedance vs Frequency
1000 CL = 0F 10
10V Transient Responses
1
0.1 0 200s/DIV IOUT = 10mA
1460 G32
0.1 0.01
0.1
1 10 FREQUENCY (kHz)
100
1000
1460 G31
10V Output Noise 0.1Hz to 10Hz
0
2
4
6 8 10 TIME (SEC)
12
14
1460 G34
1460f
11
LT1460 TYPICAL PERFOR A CE CHARACTERISTICS
LT1460S3-2.5V Minimum InputOutput Voltage Differential
100 OUTPUT VOLTAGE CHANGE (mV) 0 OUTPUT VOLTAGE CHANGE (mV) - 0.5 - 1.0 - 55C - 1.5 - 2.0 25C - 2.5 125C - 3.0 - 3.5 - 4.0 0.1 1 10 OUTPUT CURRENT (mA) 100
1460 G36
Characteristic curves are similar for all voltage options of the LT1460S3. Curves from the LT1460S3-2.5 and the LT1460S3-10 represent the extremes of the voltage options. Characteristic curves for other output voltages fall between these curves, and can be estimated based on their voltage output. LT1460S3-2.5V Load Regulation, Sourcing
120 100 80 60 25C 40 20 0 0 1 2 3 4 OUTPUT CURRENT (mA) 5
1460 G37
OUTPUT CURRENT (mA)
10
125C
25C 1 - 55C
0.1 0 0.5 1.0 1.5 2.0 INPUT-OUTPUT VOLTAGE (V) 2.5
1460 G35
LT1460S3-2.5V Output Voltage Temperature Drift
2.503 2.502 SUPPLY CURRENT (A) OUTPUT VOLTAGE (V) 2.501 2.500 2.499 2.498 2.497 -50 -25 THREE TYPICAL PARTS 250
OUTPUT VOLTAGE (V)
50 25 75 0 TEMPERATURE (C)
LT1460S3-2.5V Power Supply Rejection Ratio vs Frequency
80 POWER SUPPLY REJECTION RATIO (dB) 70 OUTPUT IMPEDANCE () 60 50 40 30 20 10 0 0.1 1 10 100 FREQUENCY (kHz) 1000
1460 G41
100
CL = 0.1F
LOAD CURRENT (mA)
12
UW
100
LT1460S3-2.5V Load Regulation, Sinking
125C
- 55C
LT1460S3-2.5V Supply Current vs Input Voltage
2.502 25C 125C 150 - 55C 2.501
LT1460S3-2.5V Line Regulation
200
25C 2.500 2.499 2.498 125C 2.497 2.496 2.495 - 55C
100
50
125
0
2.494 0 5 10 INPUT VOLTAGE (V) 15 20
1460 G39
0
2
4
6 8 10 12 14 16 18 20 INPUT VOLTAGE (V)
1460 G40
1460 G38
LT1460S3-2.5V Output Impedance vs Frequency
1000 CL = 0F 20
LT1460S3-2.5V Transient Response
10
10 CL = 1F 1
1
0.1 200s/DIV CLOAD = 0F
1460 G43
0.1 0.01
0.1
1 10 FREQUENCY (kHz)
100
1000
1460 G42
1460f
LT1460 TYPICAL PERFOR A CE CHARACTERISTICS
LT1460S3-2.5V Output Voltage Noise Spectrum
1000
Characteristic curves are similar for all voltage options of the LT1460S3. Curves from the LT1460S3-2.5 and the LT1460S3-10 represent the extremes of the voltage options. Characteristic curves for other output voltages fall between these curves, and can be estimated based on their voltage output. LT1460S3-2.5V Output Noise 0.1Hz to 10Hz
100
NOISE VOLTAGE (nV/Hz)
OUTPUT NOISE (20V/DIV)
OUTPUT CURRENT (mA)
100 10 100 1k 10k FREQUENCY (Hz) 100k
1460 G44
LT1460S3-10V Load Regulation, Sourcing
35 30 OUTPUT VOLTAGE CHANGE (mV) OUTPUT VOLTAGE CHANGE (mV) 25 20 15 10 5 0 -5 -10 0.1 - 55C 125C 25C 100
1460 G47
125C 150 25C 100 -55C 50
OUTPUT VOLTAGE (V)
1 10 OUTPUT CURRENT (mA)
LT1460S3-10V Supply Current vs Input Voltage
350 300 SUPPLY CURRENT (A) 25C 250 125C 200 150 100 50 0 0 2 4 6 8 10 12 14 16 18 20 INPUT VOLTAGE (V)
1460 G50
OUTPUT VOLTAGE (V)
UW
LT1460S3-10V Minimum InputOutput Voltage Differential
10
125C
25C 1 - 55C
0.1 TIME (2 SEC/DIV)
1460 G45 1460 G46
0
0.5 1.0 1.5 2.0 INPUT-OUTPUT VOLTAGE (V)
2.5
LT1460S3-10V Load Regulation, Sinking
250 10.006 10.004 200 10.002 10.000 9.998 9.996 9.994 9.992 9.990 9.988 9.986 9.984 0 0 1 3 4 2 OUTPUT CURRENT (mA) 5
1460 G48
LT1460S3-10V Output Voltage Temperature Drift
THREE TYPICAL PARTS
9.982 - 50 - 25
50 25 0 75 TEMPERATURE (C)
100
125
1460 G49
LT1460S3-10V Line Regulation
10.010 10.005 10.000 9.995 9.990 9.985 9.980 6 8 14 12 16 10 INPUT VOLTAGE (V) 18 20 25C - 55C 125C
- 55C
1460 G51
1460f
13
LT1460 TYPICAL PERFOR A CE CHARACTERISTICS
LT1460S3-10V Power Supply Rejection Ratio vs Frequency
100 POWER SUPPLY REJECTION RATIO (dB) 90 OUTPUT IMPEDANCE () 100 CL = 0.1F LOAD CURRENT (mA) 80 70 60 50 40 30 20 10 0 0.1 1 10 100 FREQUENCY (kHz) 1000
1460 G52
Characteristic curves are similar for all voltage options of the LT1460S3. Curves from the LT1460S3-2.5 and the LT1460S3-10 represent the extremes of the voltage options. Characteristic curves for other output voltages fall between these curves, and can be estimated based on their voltage output. LT1460S3-10V Output Impedance vs Frequency
1000 CL = 0F 20
LT1460S3-10V Output Voltage Noise Spectrum
10
1
0.1 0.01
0.1
1 10 FREQUENCY (kHz)
100
1460 G55
OUTPUT NOISE (20V/DIV)
NOISE VOLTAGE (V/Hz)
14
UW
LT1460S3-10V Transient Response
10
10
1
CL = 1F 1
0.1 200s/DIV CLOAD = 0F
1460 G54
0.1 0.01
0.1
1 10 FREQUENCY (kHz)
100
1000
1460 G53
LT1460S3-10V Output Noise 0.1Hz to 10Hz
TIME (2 SEC/DIV)
1460 G56
1460f
LT1460 APPLICATIO S I FOR ATIO
Longer Battery Life Series references have a large advantage over older shunt style references. Shunt references require a resistor from the power supply to operate. This resistor must be chosen to supply the maximum current that can ever be demanded by the circuit being regulated. When the circuit being controlled is not operating at this maximum current, the shunt reference must always sink this current, resulting in high dissipation and short battery life. The LT1460 series reference does not require a current setting resistor and can operate with any supply voltage from VOUT + 0.9V to 20V. When the circuitry being regulated does not demand current, the LT1460 reduces its dissipation and battery life is extended. If the reference is not delivering load current it dissipates only a few mW, yet the same configuration can deliver 20mA of load current when demanded. Capacitive Loads The LT1460 is designed to be stable with capacitive loads. With no capacitive load, the reference is ideal for fast settling, applications where PC board space is a premium, or where available capacitance is limited. The test circuit for the LT1460-2.5 shown in Figure 1 is used to measure the response time for various load currents and load capacitors. The 1V step from 2.5V to 1.5V produces a current step of 1mA or 100A for RL = 1k or RL = 10k. Figure 2 shows the response of the reference with no load capacitance. The reference settles to 2.5mV (0.1%) in less than 1s for a 100A pulse and to 0.1% in 1.5s with a 1mA step. When load capacitance is greater than 0.01F, the reference begins to ring due to the pole formed with the output impedance. Figure 3 shows the response of the reference to a 1mA and 100A load current step with a 0.01F load capacitor. The ringing can be greatly reduced with a DC load as small as 200A. With large output capacitors,
VOUT CL RL VGEN 2.5V 1.5V
1460 F01
VIN = 5V CIN 0.1F
LT1460-2.5
Figure 1. Response Time Test Circuit
U
1F, the ringing can be reduced with a small resistor in series with the reference output as shown in Figure 4. Figure 5 shows the response of the LT1460-2.5 with a
VGEN 2.5V 1.5V VOUT RL = 10k VOUT RL = 1k 1s/DIV
1460 F02
W
U
U
Figure 2. CL = 0
VGEN
2.5V 1.5V
VOUT
RL = 10k
VOUT
RL = 1k
20s/DIV
1460 F03
Figure 3. CL = 0.01F
RS VIN = 5V CIN 0.1F LT1460-2.5
VOUT
RL VGEN CL 2.5V 1.5V
1460 F04
Figure 4. Isolation Resistor Test Circuit
VGEN
2.5V 1.5V
VOUT
RL = 1k RS = 0 RL = 1k RS = 2
VOUT
0.1ms/DIV
1460 F05
Figure 5. Effect of RS for CL = 1F
1460f
15
LT1460 APPLICATIO S I FOR ATIO
RS = 2 and CL = 1F. RS should not be made arbitrarily large because it will limit the load regulation. Figure 6 to Figure 8 illustrate response in the LT1460-5. The 1V step from 5V to 4V produces a current step of 1mA or 100A for RL = 1k or RL = 10k. Figure 7 shows the response of the reference with no load capacitance. The reference settles to 5mV (0.1%) in less than 2s for a 100A pulse and to 0.1% in 3s with a 1mA step. When load capacitance is greater than 0.01F, the reference begins to ring due to the pole formed with the output impedance. Figure 8 shows the response of the reference to a 1mA
VOUT CL RL VGEN 5V 4V
1460 F06
VIN = 5V CIN 0.1F
LT1460-5
Figure 6. Response Time Test Circuit
VGEN
5V 4V
VOUT
RL = 10k
VOUT
RL = 1k
2s/DIV
1460 F07
Figure 7. CL = 0
VGEN
5V 4V VGEN
VOUT
RL = 10k
VOUT
RL = 1k
10s/DIV
1460 F08
Figure 8. CL = 0.01F
16
U
and 100A load current step with a 0.01F load capacitor. Figure 9 to Figure 11 illustrate response of the LT1460-10. The 1V step from 10V to 9V produces a current step of 1mA or 100A for RL = 1k or RL = 10k. Figure 10 shows the response of the reference with no load capacitance. The reference settles to 10mV (0.1%) in 0.4s for a 100A pulse and to 0.1% in 0.8s with a 1mA step. When load capacitance is greater than 0.01F, the reference begins to ring due to the pole formed with the output impedance. Figure 11 shows the response of the reference to a 1mA and 100A load current step with a 0.01F load capacitor.
RL VGEN CL 10V 9V
1460 F09
W
U
U
VIN = 12.5V CIN 0.1F
LT1460-10
VOUT
Figure 9. Response Time Test Circuit
VGEN
10V 9V
VOUT
RL = 10k
VOUT
RL = 1k
2s/DIV
1460 F10
Figure 10. CL = 0
10V 9V
VOUT
RL = 10k
VOUT
RL = 1k
10s/DIV
1460 F11
Figure 11. CL = 0.01F
1460f
LT1460 APPLICATIO S I FOR ATIO
Table 1 gives the maximum output capacitance for various load currents and output voltages to avoid instability. Load capacitors with low ESR (effective series resistance) cause more ringing than capacitors with higher ESR such as polarized aluminum or tantalum capacitors.
Table 1. Maximum Output Capacitance
VOLTAGE OPTION 2.5V 3V 3.3V 5V 10V IOUT = 100A >10F >10F >10F >10F >10F IOUT = 1mA >10F >10F >10F >10F 1F IOUT = 10mA IOUT = 20mA 2F 2F 1F 1F 0.15F 0.68F 0.68F 0.68F 0.68F 0.1F
18 16 14 NUMBER OF UNITS 12 10 70C TO 25C 8 6 4 2 0 -240 -200 -160 -120 - 80 -40 0 40 HYSTERESIS (ppm) 80 120 160 200 240
1460 F13
Long-Term Drift Long-term drift cannot be extrapolated from accelerated high temperature testing. This erroneous technique gives drift numbers that are wildly optimistic. The only way long-term drift can be determined is to measure it over the time interval of interest. The LT1460S3 long-term drift data was taken on over 100 parts that were soldered into PC boards similar to a "real world" application. The boards were then placed into a constant temperature oven with TA = 30C, their outputs were scanned regularly and measured with an 8.5 digit DVM. Figure 12 shows typical long-term drift of the LT1460S3s.
150 100 NUMBER OF UNITS 50 ppm 0 - 50 -100
-150 0 100 200 300 400 500 600 700 800 900 1000 HOURS
1460 F12
Figure 12. Typical Long-Term Drift
U
Hysteresis Hysteresis data shown in Figure 13 and Figure 14 represents the worst-case data taken on parts from 0C to 70C and from -40C to 85C. The device is capable of dissipating relatively high power, i.e., for the LT1460S3-2.5, PD = 17.5V * 20mA = 350mW. The thermal resistance of the SOT-23 package is 325C/W and this dissipation causes a 114C internal rise producing a junction temperature of TJ = 25C + 114C = 139C. This elevated temperature will cause the output to shift due to thermal hysteresis. For highest performance in precision applications, do not let the LT1460S3's junction temperature exceed 85C.
WORST-CASE HYSTERESIS ON 40 UNITS 0C TO 25C
W
U
U
Figure 13. 0C to 70C Hysteresis
9 8 7 85C TO 25C 6 5 4 3 2 1 0 -600 -500 -400 -300 -200 -100 0 100 200 300 400 500 600 HYSTERESIS (ppm)
1460 F14
WORST-CASE HYSTERESIS ON 34 UNITS -40C TO 25C
Figure 14. -40C to 85C Hysteresis
1460f
17
LT1460 APPLICATIO S I FOR ATIO
Input Capacitance It is recommended that a 0.1F or larger capacitor be added to the input pin of the LT1460. This can help with stability when large load currents are demanded. Output Accuracy Like all references, either series or shunt, the error budget of the LT1460-2.5 is made up of primarily three components: initial accuracy, temperature coefficient and load regulation. Line regulation is neglected because it typically contributes only 30ppm/V, or 75V for a 1V input change. The LT1460-2.5 typically shifts less than 0.01% when soldered into a PCB, so this is also neglected (see PC Board Layout section). The output errors are calculated as follows for a 100A load and 0C to 70C temperature range: LT1460AC Initial accuracy = 0.075% For IO = 100A, and using the LT1460-2.5 for calculation, 3500ppm VOUT = 0.1mA 2.5V = 875V mA
(
)( )
which is 0.035%. For temperature 0C to 70C the maximum T = 70C, 10ppm VOUT = 70C 2.5V = 1.75mV C
( )( )
which is 0.07%.
Table 1. Worst-Case Output Accuracy Over Temperature
IOUT 0 100A 10mA 20mA LT1460AC 0.145% 0.180% 0.325% 0.425% LT1460BI 0.225% 0.260% 0.405% N/A LT1460CC 0.205% 0.240% 0.385% 0.485% LT1460DC 0.240% 0.275% 0.420% 0.520% LT1460EI 0.375% 0.410% 0.555% N/A
18
U
Total worst-case output error is: 0.075% + 0.035% + 0.070% = 0.180%. Table 1 gives worst-case accuracy for the LT1460AC, CC, DC, FC, GC from 0C to 70C and the LT1460BI, EI, GI from -40C to 85C. Note that the LT1460-5 and LT1460-10 give identical accuracy as a fraction of their respective output voltages. PC Board Layout In 13- to 16-bit systems where initial accuracy and temperature coefficient calibrations have been done, the mechanical and thermal stress on a PC board (in a cardcage for instance) can shift the output voltage and mask the true temperature coefficient of a reference. In addition, the mechanical stress of being soldered into a PC board can cause the output voltage to shift from its ideal value. Surface mount voltage references (MS8 and S8) are the most susceptible to PC board stress because of the small amount of plastic used to hold the lead frame. A simple way to improve the stress-related shifts is to mount the reference near the short edge of the PC board, or in a corner. The board edge acts as a stress boundary, or a region where the flexure of the board is minimum. The package should always be mounted so that the leads absorb the stress and not the package. The package is generally aligned with the leads parallel to the long side of the PC board as shown in Figure 16a. A qualitative technique to evaluate the effect of stress on voltage references is to solder the part into a PC board and
LT1460FC 0.325% 0.360% 0.505% 0.605% LT1460GC 0.425% 0.460% 0.605% 0.705% LT1460GI 0.562% 0.597% 0.742% N/A LT1460HC 0.340% 0.380% 0.640% 0.540% LT1460JC 0.540% 0.580% 0.840% 0.740% LT1460KC 0.850% 0.890% 1.15% 1.05%
1460f
W
U
U
LT1460 APPLICATIO S I FOR ATIO
deform the board a fixed amount as shown in Figure 15. The flexure #1 represents no displacement, flexure #2 is concave movement, flexure #3 is relaxation to no displacement and finally, flexure #4 is a convex movement. This motion is repeated for a number of cycles and the relative output deviation is noted. The result shown in Figure 16a is for two LT1460S8-2.5s mounted vertically and Figure 16b is for two LT1460S8-2.5s mounted horizontally. The parts oriented in Figure 16a impart less stress into the package because stress is absorbed in the leads. Figures 16a and 16b show the deviation to be between 125V and
1 2 3 4
1460 F15
Figure 15. Flexure Numbers
2 OUTPUT DEVIATION (mV)
2 OUTPUT DEVIATION (mV)
1
0
LONG DIMENSION
-1 0 10 20 FLEXURE NUMBER 30 40
1460 F16a
Figure 16a. Two Typical LT1460S8-2.5s, Vertical Orientation Without Slots
2 OUTPUT DEVIATION (mV) OUTPUT DEVIATION (mV) 2
1
0 SLOT -1 0 10 20 FLEXURE NUMBER 30 40
1460 F17a
Figure 17a. Same Two LT1460S8-2.5s in Figure 16a, but with Slots
U
250V and implies a 50ppm and 100ppm change respectively. This corresponds to a 13- to 14-bit system and is not a problem for most 10- to 12-bit systems unless the system has a calibration. In this case, as with temperature hysteresis, this low level can be important and even more careful techniques are required. The most effective technique to improve PC board stress is to cut slots in the board around the reference to serve as a strain relief. These slots can be cut on three sides of the reference and the leads can exit on the fourth side. This "tongue" of PC board material can be oriented in the long direction of the board to further reduce stress transferred to the reference. The results of slotting the PC boards of Figures 16a and 16b are shown in Figures 17a and 17b. In this example the slots can improve the output shift from about 100ppm to nearly zero.
1 0 LONG DIMENSION -1 0 10 20 FLEXURE NUMBER 30 40
1460 F16b
W
U
U
Figure 16b. Two Typical LT1460S8-2.5s, Horizontal Orientation Without Slots
1
0 SLOT -1 0 10 20 FLEXURE NUMBER 30 40
1460 F17b
Figure 17b. Same Two LT1460S8-2.5s in Figure 16b, but with Slots
1460f
19
LT1460 SIMPLIFIED SCHEMATIC
VCC
VOUT
GND
1460 SS
1460f
20
LT1460 PACKAGE DESCRIPTIO U
S3 Package 3-Lead Plastic SOT-23
(Reference LTC DWG # 05-08-1631)
0.764 2.80 - 3.04 (.110 - .120) 0.8 0.127 2.10 - 2.64 (.083 - .104) 0.96 BSC 1.20 - 1.40 (.047 - .060) 0.45 - 0.60 (.017 - .024) 0.89 - 1.03 (.035 - .041) 0.89 - 1.12 (.035 - .044) 0.37 - 0.51 (.015 - .020) 0.01 - 0.10 (.0004 - .004) 0.55 (.022) REF
NOTE: 1. CONTROLLING DIMENSION: MILLIMETERS MILLIMETERS 2. DIMENSIONS ARE IN (INCHES) 3. DRAWING NOT TO SCALE 4. DIMENSIONS ARE INCLUSIVE OF PLATING 5. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR 6. MOLD FLASH SHALL NOT EXCEED .254mm 7. PACKAGE JEDEC REFERENCE IS TO-236 VARIATION AB
2.74
1.92 RECOMMENDED SOLDER PAD LAYOUT
0.09 - 0.18 (.004 - .007)
1.78 - 2.05 (.070 - .081)
S3 SOT-23 0502
1460f
21
LT1460 PACKAGE DESCRIPTIO U
N8 Package 8-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510)
.400* (10.160) MAX 8 7 6 5 .255 .015* (6.477 0.381) 1 .300 - .325 (7.620 - 8.255) 2 3 4 .130 .005 (3.302 0.127) .045 - .065 (1.143 - 1.651) .065 (1.651) TYP .120 (3.048) .020 MIN (0.508) MIN .018 .003 (0.457 0.076)
N8 1002
.008 - .015 (0.203 - 0.381) +.035 .325 -.015 8.255 +0.889 -0.381
(
)
.100 (2.54) BSC
INCHES MILLIMETERS *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)
NOTE: 1. DIMENSIONS ARE
S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1610)
.045 .005 .050 BSC
8 .189 - .197 (4.801 - 5.004) NOTE 3 7 6 5
.245 MIN
.160 .005 .228 - .244 (5.791 - 6.197)
.150 - .157 (3.810 - 3.988) NOTE 3
.030 .005 TYP
RECOMMENDED SOLDER PAD LAYOUT
1
2
3
4
.010 - .020 x 45 (0.254 - 0.508)
.008 - .010 (0.203 - 0.254) 0- 8 TYP
.053 - .069 (1.346 - 1.752)
.004 - .010 (0.101 - 0.254)
.016 - .050 (0.406 - 1.270)
NOTE: 1. DIMENSIONS IN
INCHES (MILLIMETERS) 2. DRAWING NOT TO SCALE 3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)
.014 - .019 (0.355 - 0.483) TYP
.050 (1.270) BSC
SO8 0303
1460f
22
LT1460 PACKAGE DESCRIPTIO U
MS8 Package 8-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1660)
0.889 0.127 (.035 .005) 3.20 - 3.45 (.126 - .136)
5.23 (.206) MIN
0.42 0.038 (.0165 .0015) TYP
0.65 (.0256) BSC
3.00 0.102 (.118 .004) (NOTE 3)
8
7 65
0.52 (.0205) REF
RECOMMENDED SOLDER PAD LAYOUT DETAIL "A" 0 - 6 TYP
4.90 0.152 (.193 .006)
0.254 (.010) GAUGE PLANE
3.00 0.102 (.118 .004) (NOTE 4)
1
23
4
0.53 0.152 (.021 .006) DETAIL "A" 0.18 (.007) SEATING PLANE
1.10 (.043) MAX
0.86 (.034) REF
0.22 - 0.38 (.009 - .015) TYP
NOTE: 1. DIMENSIONS IN MILLIMETER/(INCH) 2. DRAWING NOT TO SCALE 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
0.65 (.0256) BSC
0.127 0.076 (.005 .003)
MSOP (MS8) 0204
Z Package 3-Lead Plastic TO-92 (Similar to TO-226)
(Reference LTC DWG # 05-08-1410)
.060 .005 (1.524 0.127) DIA .180 .005 (4.572 0.127)
.180 .005 (4.572 0.127)
.90 (2.286) NOM
.500 (12.70) MIN
.050 UNCONTROLLED (1.270) LEAD DIMENSION MAX
5 NOM
.050 (1.27) BSC
.016 .003 (0.406 0.076)
.015 .002 (0.381 0.051)
Z3 (TO-92) 0801
.060 .010 (1.524 0.254)
.098 +.016/-.04 (2.5 +0.4/-0.1) 2 PLCS TO-92 TAPE AND REEL REFER TO TAPE AND REEL SECTION OF LTC DATA BOOK FOR ADDITIONAL INFORMATION
3
2
1
.140 .010 (3.556 0.127)
10 NOM
1460f
Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
23
LT1460 TYPICAL APPLICATIONS
Handling Higher Load Currents
V+ 40mA
+
47F IN LT1460 OUT GND RL TYPICAL LOAD CURRENT = 50mA 10mA VOUT R1*
*SELECT R1 TO DELIVER 80% OF TYPICAL LOAD CURRENT. LT1460 WILL THEN SOURCE AS NECESSARY TO MAINTAIN PROPER OUTPUT. DO NOT REMOVE LOAD AS OUTPUT WILL BE DRIVEN UNREGULATED HIGH. LINE REGULATION IS DEGRADED IN THIS APPLICATION
R1 =
V + - VOUT 40mA
1460 TA03
Boosted Output Current with No Current Limit
V + (VOUT + 1.8V) R1 220 2N2905 IN LT1460 OUT GND VOUT 100mA 2F SOLID TANT
Boosted Output Current with Current Limit
V+ VOUT + 2.8V D1* LED R1 220
+
47F
+
8.2 2N2905 47F
IN LT1460 OUT GND VOUT 100mA 2F SOLID TANT
1460 TA05
+
+
1460 TA04
* GLOWS IN CURRENT LIMIT, DO NOT OMIT
RELATED PARTS
PART NUMBER DESCRIPTION LT1019 LT1027 LT1236 LT1461 LT1634 LT1790 LTC(R)1798 LT6660 Precision Bandgap Reference Precision 5V Reference Precision Low Noise Reference Micropower Precision Low Dropout Micropower Precision Shunt Reference 1.25V, 2.5V Output Micropower Precision Series References Micropower Low Dropout Reference, Fixed or Adjustable Tiny Micropower Precision Series References COMMENTS 0.05% Max, 5ppm/C Max 0.02%, 2ppm/C Max 0.05% Max, 5ppm/C Max, SO Package 0.04% Max, 3ppm/C Max, 50mA Output Current 0.05%, 25ppm/C Max 0.05% Max, 10ppm/C Max, 60A Supply, SOT23 Package 0.15% Max, 40ppm/C, 6.5A Max Supply Current 0.075% Max, 10ppm/C Max, 20mA Output, 2mm x 2mm DFN Package
1460f
24 Linear Technology Corporation
(408) 432-1900 FAX: (408) 434-0507
LT 0106 * PRINTED IN USA
1630 McCarthy Blvd., Milpitas, CA 95035-7417
www.linear.com
(c) LINEAR TECHNOLOGY CORPORATION 2006


▲Up To Search▲   

 
Price & Availability of LT1460EIS8-10

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X